Sciweavers

208 search results - page 17 / 42
» Analog circuit simulation using range arithmetics
Sort
View
ISMVL
2010
IEEE
174views Hardware» more  ISMVL 2010»
15 years 2 months ago
Quaternary Voltage-Mode Logic Cells and Fixed-Point Multiplication Circuits
—Fixed-point multiplication architectures are designed and evaluated using a set of logic cells based on a radix-4, quaternary number system. The library of logic circuits is bas...
Satyendra R. Datla, Mitchell A. Thornton
123
Voted
DAC
2006
ACM
15 years 10 months ago
Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability
- Classical two-variable symmetries play an important role in many EDA applications, ranging from logic synthesis to formal verification. This paper proposes a complete circuit-bas...
Jin S. Zhang, Alan Mishchenko, Robert K. Brayton, ...
84
Voted
GLVLSI
2003
IEEE
175views VLSI» more  GLVLSI 2003»
15 years 2 months ago
A custom FPGA for the simulation of gene regulatory networks
We present a unique FPGA that uses a mix of digital and large-signal analog computation for the simulation of gene regulatory networks. The prototype IC consists of a 4x5 array of...
Ilias Tagkopoulos, Charles A. Zukowski, German Cav...
PATMOS
2004
Springer
15 years 3 months ago
Delay Evaluation of High Speed Data-Path Circuits Based on Threshold Logic
The main result is the development, and delay comparison based on Logical Effort, of a number of high speed circuits for common arithmetic and related operations using threshold l...
Peter Celinski, Derek Abbott, Sorin Cotofana
VTS
2005
IEEE
101views Hardware» more  VTS 2005»
15 years 3 months ago
On-Chip Spectrum Analyzer for Analog Built-In Self Test
This paper presents the design of an on-chip spectrum analyzer. A novel architecture is used to mitigate the problems encountered in trying to implement architectures employed in ...
Anup P. Jose, Keith A. Jenkins, Scott K. Reynolds