Sciweavers

4305 search results - page 659 / 861
» Analysing Protocol Implementations
Sort
View
MICRO
2010
IEEE
202views Hardware» more  MICRO 2010»
14 years 11 months ago
Hardware Support for Relaxed Concurrency Control in Transactional Memory
Today's transactional memory systems implement the two-phase-locking (2PL) algorithm which aborts transactions every time a conflict happens. 2PL is a simple algorithm that pr...
Utku Aydonat, Tarek S. Abdelrahman
POPL
2012
ACM
13 years 11 months ago
A compiler and run-time system for network programming languages
Software-defined networks (SDNs) are a new implementation architecture in which a controller machine manages a distributed collection of switches, by instructing them to install ...
Christopher Monsanto, Nate Foster, Rob Harrison, D...

Publication
255views
17 years 2 months ago
Buffer Management and Rate Guarantees for TCP/IP over Satellite-ATM Networks
Future broadband satellite networks will support a variety of service types. Many such systems are being designed with ATM or ATM like technology. A majority of Internet applicatio...
Rohit Goyal, Raj Jain, Mukul Goyal, Sonia Fahmy, B...
ECCV
2006
Springer
16 years 6 months ago
Simultaneous Object Pose and Velocity Computation Using a Single View from a Rolling Shutter Camera
An original concept for computing instantaneous 3D pose and 3D velocity of fast moving objects using a single view is proposed, implemented and validated. It takes advantage of the...
Omar Ait-Aider, Nicolas Andreff, Jean-Marc Lavest,...
POPL
2009
ACM
16 years 4 months ago
A combination framework for tracking partition sizes
ibe an abstract interpretation based framework for proving relationships between sizes of memory partitions. Instances of this framework can prove traditional properties such as m...
Sumit Gulwani, Tal Lev-Ami, Mooly Sagiv