Sciweavers

93 search results - page 17 / 19
» Analysis of checksum-based execution schemes for pipelined p...
Sort
View
DSN
2009
IEEE
15 years 6 months ago
Low overhead Soft Error Mitigation techniques for high-performance and aggressive systems
The threat of soft error induced system failure in high performance computing systems has become more prominent, as we adopt ultra-deep submicron process technologies. In this pap...
Naga Durga Prasad Avirneni, Viswanathan Subramania...
ISCA
2007
IEEE
103views Hardware» more  ISCA 2007»
15 years 5 months ago
Ginger: control independence using tag rewriting
The negative performance impact of branch mis-predictions can be reduced by exploiting control independence (CI). When a branch mis-predicts, the wrong-path instructions up to the...
Andrew D. Hilton, Amir Roth
ICS
2004
Tsinghua U.
15 years 5 months ago
Effective stream-based and execution-based data prefetching
With processor speeds continuing to outpace the memory subsystem, cache missing memory operations continue to become increasingly important to application performance. In response...
Sorin Iacobovici, Lawrence Spracklen, Sudarshan Ka...
FPL
2007
Springer
105views Hardware» more  FPL 2007»
15 years 5 months ago
Time Predictable CPU and DMA Shared Memory Access
In this paper, we propose a first step towards a time predictable computer architecture for single-chip multiprocessing (CMP). CMP is the actual trend in server and desktop syste...
Christof Pitter, Martin Schoeberl
ISCA
2003
IEEE
88views Hardware» more  ISCA 2003»
15 years 4 months ago
Phase Tracking and Prediction
In a single second a modern processor can execute billions of instructions. Obtaining a bird’s eye view of the behavior of a program at these speeds can be a difficult task whe...
Timothy Sherwood, Suleyman Sair, Brad Calder