433 search results - page 43 / 87 » Analytical cache models with applications to cache partition... |
PARELEC
2006
IEEE
15 years 5 months ago
2006
IEEE
processor arrays can be used as accelerators for a plenty of data flow-dominant applications. The explosive growth in research and development of massively parallel processor arr...
100
click to vote
SIGMOD
2001
ACM
15 years 12 months ago
2001
ACM
Data warehouses have been successfully employed for assisting decision making by offering a global view of the enterprise data and providing mechanisms for On-Line Analytical proc...
105
click to vote
CC
2010
Springer
15 years 6 months ago
2010
Springer
On Chip Multiprocessors (CMP), it is common that multiple cores share certain levels of cache. The sharing increases the contention in cache and memory-to-chip bandwidth, further h...
108
click to vote
MICRO
2009
IEEE
15 years 6 months ago
2009
IEEE
A key challenge in architecting a CMP with many cores is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based ...
124
click to vote
MICRO
2010
IEEE
14 years 10 months ago
2010
IEEE
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...