Sciweavers

433 search results - page 75 / 87
» Analytical cache models with applications to cache partition...
Sort
View
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
15 years 3 months ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
MICRO
2007
IEEE
128views Hardware» more  MICRO 2007»
15 years 3 months ago
A Framework for Providing Quality of Service in Chip Multi-Processors
The trends in enterprise IT toward service-oriented computing, server consolidation, and virtual computing point to a future in which workloads are becoming increasingly diverse i...
Fei Guo, Yan Solihin, Li Zhao, Ravishankar Iyer
SIGCOMM
2006
ACM
15 years 3 months ago
Planet scale software updates
Fast and effective distribution of software updates (a.k.a. patches) to millions of Internet users has evolved into a critical task over the last years. In this paper, we characte...
Christos Gkantsidis, Thomas Karagiannis, Milan Voj...
AMDO
2008
Springer
14 years 11 months ago
Accurate Human Motion Capture Using an Ergonomics-Based Anthropometric Human Model
Abstract. In this paper we present our work on markerless model-based 3D human motion capture using multiple cameras. We use an industry proven anthropometric human model that was ...
Jan Bandouch, Florian Engstler, Michael Beetz
SPAA
2006
ACM
15 years 3 months ago
Modeling instruction placement on a spatial architecture
In response to current technology scaling trends, architects are developing a new style of processor, known as spatial computers. A spatial computer is composed of hundreds or eve...
Martha Mercaldi, Steven Swanson, Andrew Petersen, ...