Sciweavers

534 search results - page 37 / 107
» Analytical router modeling for networks-on-chip performance ...
Sort
View
MICRO
2007
IEEE
115views Hardware» more  MICRO 2007»
15 years 6 months ago
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0
A significant part of future microprocessor real estate will be dedicated to L2 or L3 caches. These on-chip caches will heavily impact processor performance, power dissipation, a...
Naveen Muralimanohar, Rajeev Balasubramonian, Norm...
QOFIS
2000
Springer
15 years 3 months ago
A Markovian Model for TCP Analysis in a Differentiated Services Network
Many schemes have been proposed to support TCP traffic in a Differentiated Services network. We present in this paper an analytical model to study the performance of these schemes....
Chadi Barakat, Eitan Altman
IWCMC
2006
ACM
15 years 5 months ago
Performance analysis of epidemic routing under contention
Epidemic routing has been proposed as a robust transmission scheme for sparse mobile ad hoc networks. Under the assumption of no contention, epidemic routing has the minimum end-t...
Apoorva Jindal, Konstantinos Psounis
LCN
2006
IEEE
15 years 5 months ago
Performance Limits and Analysis of Contention-based IEEE 802.11 MAC
— Recent advance in IEEE 802.11 based standard has pushed the wireless bandwidth up to 600Mbps while keeping the same wireless medium access control (MAC) schemes for full backwa...
Shao-Cheng Wang, Ahmed Helmy
GLOBECOM
2008
IEEE
15 years 6 months ago
Evaluating the Performance on ID/Loc Mapping
—Challenges of routing scalability has attracted many research efforts, represented by the works of splitting identifier and locator semantics of IP addresses. A group of identi...
Hong Zhang, Maoke Chen, Yuncheng Zhu