Sciweavers

534 search results - page 43 / 107
» Analytical router modeling for networks-on-chip performance ...
Sort
View
MICRO
2002
IEEE
124views Hardware» more  MICRO 2002»
15 years 4 months ago
Optimizing pipelines for power and performance
During the concept phase and definition of next generation high-end processors, power and performance will need to be weighted appropriately to deliver competitive cost/performan...
Viji Srinivasan, David Brooks, Michael Gschwind, P...
COMCOM
2008
72views more  COMCOM 2008»
14 years 12 months ago
Stochastic analysis of the interplay between object maintenance and churn
Due to the prevalence of peer dynamics (i.e., churn), object maintenance becomes a fundamental issue in peer-to-peer storage systems. Although quite a few prototypes have been des...
Di Wu, Ye Tian, Kam-Wing Ng, Anwitaman Datta
NCA
2005
IEEE
15 years 5 months ago
Fundamental Network Processor Performance Bounds
In this paper, fundamental conditions which bound the network processing unit (NPU) worst-case performance are established. In particular, these conditions formalize and integrate...
Hao Che, Chethan Kumar, Basavaraj Menasinahal
DATE
2007
IEEE
74views Hardware» more  DATE 2007»
15 years 6 months ago
Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks
High reliability against noise, low energy consumption and high performance are key objectives in the design of on-chip networks. Recently some researchers have considered the var...
Alireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosi...
ICMCS
1996
IEEE
104views Multimedia» more  ICMCS 1996»
15 years 4 months ago
Design and Performance Tradeoffs in Clustered Video Servers
In this paper, we investigate the suitability of clustered architectures for designing scalable multimedia servers. Specifically, we evaluate the effects of: (i) architectural des...
Renu Tewari, Rajat Mukherjee, Daniel M. Dias, Harr...