Sciweavers

7167 search results - page 1113 / 1434
» Answer Set Programming
Sort
View
IISWC
2006
IEEE
15 years 9 months ago
Performance Characterization of SPEC CPU2006 Integer Benchmarks on x86-64 Architecture
— As x86-64 processors become the CPU of choice for the personal computer market, it becomes increasingly important to understand the performance we can expect by migrating appli...
Dong Ye, Joydeep Ray, Christophe Harle, David R. K...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 9 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
ISCA
2006
IEEE
125views Hardware» more  ISCA 2006»
15 years 9 months ago
Architectural Semantics for Practical Transactional Memory
Transactional Memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Thus far, TM systems have focused on implementing transactional stat...
Austen McDonald, JaeWoong Chung, Brian D. Carlstro...
APLAS
2006
ACM
15 years 9 months ago
Scheme with Classes, Mixins, and Traits
Abstract. The Scheme language report advocates language design as the composition of a small set of orthogonal constructs, instead of a large accumulation of features. In this pape...
Matthew Flatt, Robert Bruce Findler, Matthias Fell...
SCESM
2006
ACM
247views Algorithms» more  SCESM 2006»
15 years 9 months ago
Automating software architecture exploration with M2Aspects
An important step in the development of large-scale distributed reactive systems is the design of effective system architectures. The early availability of prototypes facilitates...
Ingolf H. Krüger, Gunny Lee, Michael Meisinge...
« Prev « First page 1113 / 1434 Last » Next »