Sciweavers

1775 search results - page 16 / 355
» Antichains on Three Levels
Sort
View
CORR
2010
Springer
90views Education» more  CORR 2010»
14 years 9 months ago
Level Shifter Design for Low Power Applications
With scaling of Vt sub-threshold leakage power is increasing and expected to become significant part of total power consumption.In present work three new configurations of level s...
Manoj Kumar, Sandeep K. Arya, Sujata Pandey
TACAS
2000
Springer
134views Algorithms» more  TACAS 2000»
15 years 1 months ago
Integrating Low Level Symmetries into Reachability Analysis
We present three methods for the integration of symmetries into reachability analysis. Two of them lead to perfect reduction but their runtime depends on the symmetry structure. Th...
Karsten Schmidt 0004
WOA
2003
14 years 11 months ago
Implementation Level Issues in MAS Modeling
— The aim of this paper is to focus on the issues connected with the diagrammatic notations and tools, which should support developers when moving from the design phase towards t...
Massimo Cossentino, Agostino Poggi, Giovanni Rimas...
TCAD
2002
123views more  TCAD 2002»
14 years 9 months ago
3-D Thermal-ADI: a linear-time chip level transient thermal simulator
Abstract--Recent study shows that the nonuniform thermal distribution not only has an impact on the substrate but also interconnects. Hence, three
Ting-Yuan Wang, Charlie Chung-Ping Chen
88
Voted
ASPDAC
2010
ACM
151views Hardware» more  ASPDAC 2010»
14 years 7 months ago
Source-level timing annotation for fast and accurate TLM computation model generation
This paper proposes a source-level timing annotation method for generation of accurate transaction level models for software computation modules. While Transaction Level Modeling ...
Kai-Li Lin, Chen Kang Lo, Ren-Song Tsay