Sciweavers

659 search results - page 44 / 132
» Application Specific Processors for Multimedia Applications
Sort
View
LCPC
2004
Springer
15 years 8 months ago
Speculative Subword Register Allocation in Embedded Processors
Abstract. Multimedia and network processing applications make extensive use of subword data. Since registers are capable of holding a full data word, when a subword variable is ass...
Bengu Li, Youtao Zhang, Rajiv Gupta
DAC
2005
ACM
15 years 5 months ago
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
Ho Young Kim, Tag Gon Kim
ICCD
2003
IEEE
111views Hardware» more  ICCD 2003»
16 years 3 days ago
Reducing Operand Transport Complexity of Superscalar Processors using Distributed Register Files
A critical problem in wide-issue superscalar processors is the limit on cycle time imposed by the central register file and operand bypass network. In this paper, a distributed re...
Santithorn Bunchua, D. Scott Wills, Linda M. Wills
ICMCS
2006
IEEE
130views Multimedia» more  ICMCS 2006»
15 years 9 months ago
Video Analysis and Compression on the STI Cell Broadband Engine Processor
With increased concern for physical security, video surveillance is becoming an important business area. Similar camera-based system can also be used in such diverse applications ...
Lurng-Kuo Liu, Sreeni Kesavarapu, Jonathan Connell...
DAC
2003
ACM
16 years 4 months ago
Instruction encoding synthesis for architecture exploration using hierarchical processor models
This paper presents a novel instruction encoding generation technique for use in architecture exploration for application specific processors. The underlying exploration methodolo...
Achim Nohl, Volker Greive, Gunnar Braun, Andreas H...