478 search results - page 70 / 96 » Application adaptive energy efficient clustered architecture... |
HPCA
2009
IEEE
16 years 12 days ago
2009
IEEE
In a Chip Multi-Processor (CMP) with private caches, the last level cache is statically partitioned between all the cores. This prevents such CMPs from sharing cache capacity in r...
SAC
2006
ACM
15 years 5 months ago
2006
ACM
The small screen size of handheld mobile devices poses an inherent problem in visualizing data: very often it is too difficult and unpleasant to navigate through the plethora of p...
IJCNN
2007
IEEE
15 years 6 months ago
2007
IEEE
- We present an application of a massively parallel processor array VLSI circuit to the implementation of neural networks in complex architectural arrangements. The work was motiva...
100
click to vote
HPCA
2006
IEEE
16 years 7 days ago
2006
IEEE
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
DATE
2009
IEEE
15 years 6 months ago
2009
IEEE
- In this paper, we present a design methodology for automatic platform generation of future heterogeneous systems where communication happens via the Network-onChip (NoC) approach...