Sciweavers

422 search results - page 12 / 85
» Application mapping for chip multiprocessors
Sort
View
MICRO
2006
IEEE
104views Hardware» more  MICRO 2006»
15 years 7 months ago
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors
Although silicon optical technology is still in its formative stages, and the more near-term application is chip-to-chip communication, rapid advances have been made in the develo...
Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, Jo...
105
Voted
ISCA
2007
IEEE
126views Hardware» more  ISCA 2007»
15 years 8 months ago
Comparing memory systems for chip multiprocessors
There are two basic models for the on-chip memory in CMP systems: hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison o...
Jacob Leverich, Hideho Arakida, Alex Solomatnikov,...
ISCA
2009
IEEE
318views Hardware» more  ISCA 2009»
15 years 8 months ago
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...
Abhishek Bhattacharjee, Margaret Martonosi
IEEEPACT
2009
IEEE
14 years 11 months ago
Cache Sharing Management for Performance Fairness in Chip Multiprocessors
Resource sharing can cause unfair and unpredictable performance of concurrently executing applications in Chip-Multiprocessors (CMP). The shared last-level cache is one of the mos...
Xing Zhou, Wenguang Chen, Weimin Zheng
ACSD
2007
IEEE
136views Hardware» more  ACSD 2007»
15 years 8 months ago
Mapping Applications to Tiled Multiprocessor Embedded Systems
Modern multiprocessor embedded systems execute a large number of tasks on shared processors and handle their complex communications on shared communication networks. Traditional m...
Lothar Thiele, Iuliana Bacivarov, Wolfgang Haid, K...