422 search results - page 68 / 85 » Application mapping for chip multiprocessors |
CASES
2004
ACM
15 years 3 months ago
2004
ACM
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
CASES
2001
ACM
15 years 1 months ago
2001
ACM
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
75
Voted
ANCS
2005
ACM
15 years 3 months ago
2005
ACM
Network processors (NPs) promise a flexible, programmable packet processing infrastructure for network systems. To make full use of the capabilities of network processors, it is ...
203
click to vote
CISIS
2010
IEEE
14 years 1 months ago
2010
IEEE
Work-stealing is the todays algorithm of choice for dynamic load-balancing of irregular parallel applications on multiprocessor systems. We have evaluated the algorithm’s effic...
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
—In this paper, we examine the design process of a Network on-Chip (NoC) for a high-end commercial System onChip (SoC) application. We present several design choices and focus on...