422 search results - page 9 / 85 » Application mapping for chip multiprocessors |
132
click to vote
ISCA
2006
IEEE
15 years 7 months ago
2006
IEEE
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
187
click to vote
PDP
2011
IEEE
14 years 5 months ago
2011
IEEE
—Energy-efficiency is becoming one of the most critical issues in embedded system design. In Network-on-Chip (NoC) based heterogeneous Multiprocessor Systems, the energy consump...
129
Voted
ISVLSI
2002
IEEE
15 years 6 months ago
2002
IEEE
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
120
click to vote
ICCD
2005
IEEE
15 years 10 months ago
2005
IEEE
In this paper, we present and evaluate three temperature-sensitive loop parallelization strategies for array-intensive applications executed on chip multiprocessors in order to re...
124
click to vote
ICCD
2008
IEEE
15 years 10 months ago
2008
IEEE
- In this paper, we analyze the impact of network contention on the application mapping for tile-based Networkon-Chip (NoC) architectures. Our main theoretical contribution consist...