Sciweavers

3171 search results - page 182 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
147
Voted
PPPJ
2009
ACM
15 years 10 months ago
Automatic parallelization for graphics processing units
Accelerated graphics cards, or Graphics Processing Units (GPUs), have become ubiquitous in recent years. On the right kinds of problems, GPUs greatly surpass CPUs in terms of raw ...
Alan Leung, Ondrej Lhoták, Ghulam Lashari
120
Voted
CLUSTER
2007
IEEE
15 years 10 months ago
Building the communication performance model of heterogeneous clusters based on a switched network
— Analytical communication performance models play an important role in prediction of the execution time of parallel applications on multiprocessors. Apart from designing such a ...
Alexey L. Lastovetsky, Vladimir Rychkov
ASPDAC
2008
ACM
108views Hardware» more  ASPDAC 2008»
15 years 5 months ago
Synthesis and design of parameter extractors for low-power pre-computation-based content-addressable memory using gate-block sel
Content addressable memory (CAM) is frequently used in applications, such as lookup tables, databases, associative computing, and networking, that require high-speed searches due t...
Jui-Yuan Hsieh, Shanq-Jang Ruan
154
Voted
CASES
2001
ACM
15 years 7 months ago
A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture
The rapid growth of silicon densities has made it feasible to deploy reconfigurable hardware as a highly parallel computing platform. However, in most cases, the application needs...
Girish Venkataramani, Walid A. Najjar, Fadi J. Kur...
157
Voted
MIDDLEWARE
2005
Springer
15 years 9 months ago
Middleware for protocol-based coordination in dynamic networks
Pervasive and ad hoc computing applications are frequently deployed in dynamic networks. Due to mobility of the computing nodes, their unreliability, or a limited communication ra...
Kurt Schelfthout, Danny Weyns, Tom Holvoet