Sciweavers

3171 search results - page 241 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
15 years 10 months ago
A Scalable FPGA-based Multiprocessor
It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive lar...
Arun Patel, Christopher A. Madill, Manuel Salda&nt...
161
Voted
HIPC
2007
Springer
15 years 10 months ago
Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors
Traditional directory-based cache coherence protocols suffer from long-latency cache misses as a consequence of the indirection introduced by the home node, which must be accessed...
Alberto Ros, Manuel E. Acacio, José M. Garc...
HPCA
1996
IEEE
15 years 8 months ago
Predictive Sequential Associative Cache
In this paper, we propose a cache design that provides the same miss rate as a two-way set associative cache, but with a access time closer to a direct-mapped cache. As with other...
Brad Calder, Dirk Grunwald, Joel S. Emer
CCGRID
2004
IEEE
15 years 7 months ago
Evolutionary molecular structure determination using Grid-enabled data mining
A new computational framework is developed for the evolutionary determination of molecular crystal structures using the Shake-and-Bake methodology. Genetic algorithms are performe...
Mark L. Green, Russ Miller
CLOUDCOM
2010
Springer
15 years 21 days ago
Scheduling Hadoop Jobs to Meet Deadlines
User constraints such as deadlines are important requirements that are not considered by existing cloud-based data processing environments such as Hadoop. In the current implementa...
Kamal Kc, Kemafor Anyanwu