3171 search results - page 249 / 635 » Application of Reduce Order Modeling to Time Parallelization |
126
click to vote
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
—The design of new embedded systems is getting more and more complex as more functionality is integrated into these systems. To deal with the design complexity, a predictable des...
138
click to vote
HPCA
2005
IEEE
16 years 4 months ago
2005
IEEE
Dynamic voltage and frequency scaling (DVFS) is a widely-used method for energy-efficient computing. In this paper, we present a new intra-task online DVFS scheme for multiple clo...
126
click to vote
SAT
2005
Springer
15 years 9 months ago
2005
Springer
Advances in SAT solver technology have enabled many automated analysis and reasoning tools to reduce their input problem to a SAT problem, and then to use an efficient SAT solver ...
126
click to vote
EUROPAR
2009
Springer
15 years 10 months ago
2009
Springer
Abstract In this paper, we focus on the problem of scheduling batches of identical task graphs on a heterogeneous platform, when the task graph consists in a tree. We rely on stead...
186
click to vote
GRID
2010
Springer
15 years 1 months ago
2010
Springer
Abstract The EGEE grid offers the necessary infrastructure and resources for reducing the running time of particle tracking Monte-Carlo applications like GATE. However, efforts are...