Sciweavers

3171 search results - page 273 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
PDP
2010
IEEE
15 years 9 months ago
Load Balancing Algorithms with Partial Information Management for the DLML Library
Abstract—Load balancing algorithms are an essential component of parallel computing reducing the response time of applications. Frequently, balancing algorithms have a centralize...
Juan Santana-Santana, Miguel A. Castro-Garcí...
ICS
1999
Tsinghua U.
15 years 8 months ago
Low-level router design and its impact on supercomputer system performance
Supercomputer performance is highly dependent on its interconnection subsystem design. In this paper we study how di erent architectural approaches for router design impact into s...
Valentin Puente, José A. Gregorio, Cruz Izu...
ISCAS
2003
IEEE
172views Hardware» more  ISCAS 2003»
15 years 9 months ago
Performance modeling of resonant tunneling based RAMs
Tunneling based random-access memories (TRAM’s) have recently garnered a great amount of interests among the memory designers due to their intrinsic merits such as reduced power...
Hui Zhang, Pinaki Mazumder, Li Ding 0002, Kyoungho...
ICIAR
2007
Springer
15 years 10 months ago
Bimodal Texture Segmentation with the Lee-Seo Model
This paper presents a novel approach to bimodal texture segmentation. The proposed approach features a local binary pattern-based scheme to transform bimodal textures into bimodal ...
Michalis A. Savelonas, Dimitrios K. Iakovidis, Dim...
ESM
1998
15 years 5 months ago
Hardware Modelling and Simulation Using an Object-Oriented Method
In order to reduce the cost, the time-to-market and to make the most pertinent choices, it becomes essential to allow designers to evaluate, very soon in the design phase, a given...
Frédéric Mallet, Fernand Boér...