Sciweavers

3171 search results - page 310 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
IJVR
2006
199views more  IJVR 2006»
15 years 4 months ago
Interactive Virtual Humans in Real-Time Virtual Environments
In this paper, we will present an overview of existing research in the vast area of IVH systems. We will also present our ongoing work on improving the expressive capabilities of I...
Nadia Magnenat-Thalmann, Arjan Egges
122
Voted
SASP
2008
IEEE
101views Hardware» more  SASP 2008»
15 years 11 months ago
Custom Processor Core Construction from C Code
—In this paper we present a method for construction of application specific processor cores from a given C code. Our approach consists of three phases. We start by quantifying t...
Jelena Trajkovic, Daniel D. Gajski
VLDB
2002
ACM
120views Database» more  VLDB 2002»
15 years 4 months ago
Improving Data Access of J2EE Applications by Exploiting Asynchronous Messaging and Caching Services
The J2EE platform provides a variety of options for making business data persistent using DBMS technology. However, the integration with existing backend database systems has prov...
Samuel Kounev, Alejandro P. Buchmann
IPPS
1998
IEEE
15 years 8 months ago
Memory Hierarchy Management for Iterative Graph Structures
The increasing gap in processor and memory speeds has forced microprocessors to rely on deep cache hierarchies to keep the processors from starving for data. For many applications...
Ibraheem Al-Furaih, Sanjay Ranka
CCGRID
2001
IEEE
15 years 8 months ago
An Efficient Lock Protocol for Home-Based Lazy Release Consistency
Home-based Lazy Release Consistency (HLRC) shows poor performance on lock based applications because of two reasons: (1) a whole page is fetched on a page fault while actual modif...
Hee-Chul Yun, Sang-Kwon Lee, Joonwon Lee, Seungryo...