Sciweavers

3171 search results - page 329 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
ISCA
2007
IEEE
145views Hardware» more  ISCA 2007»
15 years 11 months ago
Mechanisms for store-wait-free multiprocessors
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
Thomas F. Wenisch, Anastassia Ailamaki, Babak Fals...
CVPR
2011
IEEE
15 years 26 days ago
Real Time Head Pose Estimation with Random Regression Forests
Fast and reliable algorithms for estimating the head pose are essential for many applications and higher-level face analysis tasks. We address the problem of head pose estimation ...
Gabriele Fanelli, Juergen Gall, Luc VanGool
110
Voted
DAC
1997
ACM
15 years 8 months ago
CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells
We present a novel technique CLIP for optimizing both the height and width of CMOS cell layouts in the two-dimensional (2D) style. CLIP is based on integer-linear programming (ILP...
Avaneendra Gupta, John P. Hayes
ICASSP
2009
IEEE
15 years 8 months ago
Chirp rate estimation of speech based on a time-varying quasi-harmonic model
The speech signal is usually considered as stationary during short analysis time intervals. Though this assumption may be sufficient in some applications, it is not valid for high...
Yannis Pantazis, Olivier Rosec, Yannis Stylianou
IPSN
2007
Springer
15 years 10 months ago
MeshEye: a hybrid-resolution smart camera mote for applications in distributed intelligent surveillance
Surveillance is one of the promising applications to which smart camera motes forming a vision-enabled network can add increasing levels of intelligence. We see a high degree of i...
Stephan Hengstler, Daniel Prashanth, Sufen Fong, H...