3171 search results - page 400 / 635 » Application of Reduce Order Modeling to Time Parallelization |
180
click to vote
HPCA
2011
IEEE
14 years 7 months ago
2011
IEEE
In current Chip-multiprocessors (CMPs), a significant portion of the die is consumed by the last-level cache. Until recently, the balance of cache and core space has been primari...
162
click to vote
IEEEPACT
2009
IEEE
15 years 1 months ago
2009
IEEE
As the gap between processor and memory continues to grow, memory performance becomes a key performance bottleneck for many applications. Compilers therefore increasingly seek to m...
161
Voted
DSD
2007
IEEE
15 years 10 months ago
2007
IEEE
Developing highly efficient and reliable embedded systems demands hardware/software (HW/SW) co-design and, therefore, co-simulation. In order to be highly configurable, embedded...
163
click to vote
UML
2001
Springer
15 years 8 months ago
2001
Springer
The work presented here is part of a project that aims at the definition of a methodology for developing realtime software systems based on UML. In fact, being relatively easy to ...
126
click to vote
ICPP
2008
IEEE
15 years 10 months ago
2008
IEEE
The slow speed of conventional execution-driven architecture simulators is a serious impediment to obtaining desirable research productivity. This paper proposes and evaluates a f...