3171 search results - page 437 / 635 » Application of Reduce Order Modeling to Time Parallelization |
138
click to vote
GLVLSI
2009
IEEE
15 years 7 months ago
2009
IEEE
Design debug remains one of the major bottlenecks in the VLSI design cycle today. Existing automated solutions strive to aid engineers in reducing the debug effort by identifying ...
136
Voted
ASIAMS
2007
IEEE
15 years 10 months ago
2007
IEEE
The tree structure has received much interest as a versatile architecture for a large class of parallel processing applications. Spanning trees in particular are essential tools f...
131
Voted
SSD
2001
Springer
15 years 8 months ago
2001
Springer
The development of spatiotemporal database systems is primarily motivated by applications tracking and presenting mobile objects. Another important trend is the visualization and p...
170
Voted
HPCA
1996
IEEE
15 years 8 months ago
1996
IEEE
This paper compares several implementations of entry consistency (EC) and lazy release consistency (LRC), two relaxed memory models in use with software distributed shared memory ...
130
Voted
PDCAT
2005
Springer
15 years 9 months ago
2005
Springer
In this paper, we propose a novel active queue management (AQM) scheme based on the Random Early Detection (RED) of the loss ratio and the total sending rate control, called LRC-R...