Sciweavers

377 search results - page 11 / 76
» Application of heuristic methods for conformance test select...
Sort
View
DAGM
2007
Springer
15 years 4 months ago
Comparison of Adaptive Spatial Filters with Heuristic and Optimized Region of Interest for EEG Based Brain-Computer-Interfaces
Research on EEG based brain-computer-interfaces (BCIs) aims at steering devices by thought. Even for simple applications, BCIs require an extremely effective data processing to wo...
Christian Liefhold, Moritz Grosse-Wentrup, Klaus G...
NIPS
2007
14 years 11 months ago
Direct Importance Estimation with Model Selection and Its Application to Covariate Shift Adaptation
A situation where training and test samples follow different input distributions is called covariate shift. Under covariate shift, standard learning methods such as maximum likeli...
Masashi Sugiyama, Shinichi Nakajima, Hisashi Kashi...
VTS
2008
IEEE
77views Hardware» more  VTS 2008»
15 years 4 months ago
Test-Pattern Ordering for Wafer-Level Test-During-Burn-In
—Wafer-level test during burn-in (WLTBI) is a promising technique to reduce test and burn-in costs in semiconductor manufacturing. However, scan-based testing leads to significa...
Sudarshan Bahukudumbi, Krishnendu Chakrabarty
ISQED
2003
IEEE
85views Hardware» more  ISQED 2003»
15 years 3 months ago
Static Pin Mapping and SOC Test Scheduling for Cores with Multiple Test Sets
An algorithm for mapping core terminals to System-On-a-Chip (SOC) I/O pins and scheduling tests in order to achieve costefficient concurrent test for core-based designs is present...
Yu Huang, Wu-Tung Cheng, Chien-Chung Tsai, Nilanja...
ICPPW
2002
IEEE
15 years 2 months ago
A Statistical Approach for the Analysis of the Relation Between Low-Level Performance Information, the Code, and the Environment
This paper presents a methodology for aiding a scientific programmer to evaluate the performance of parallel programs on advanced architectures. It applies well-defined design o...
Nayda G. Santiago, Diane T. Rover, Domingo Rodr&ia...