Sciweavers

4764 search results - page 622 / 953
» Applications of Error-Control Coding
Sort
View
RULEML
2007
Springer
15 years 11 months ago
Exploiting E-C-A Rules for Defining and Processing Context-Aware Push Messages
The focus of this paper is to show that the E-C-A paradigm offers an excellent approach for specifying the behavior of context-aware information push services. Such a service enabl...
Thomas Beer, Jörg Rasinger, Wolfram Höpk...
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 11 months ago
Automating processor customisation: optimised memory access and resource sharing
We propose a novel methodology to generate Application Specific Instruction Processors (ASIPs) including custom instructions. Our implementation balances performance and area req...
Robert G. Dimond, Oskar Mencer, Wayne Luk
DATE
2006
IEEE
134views Hardware» more  DATE 2006»
15 years 11 months ago
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory a...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
EDOC
2006
IEEE
15 years 11 months ago
Scheduling Real-Time Components Using Jitter-Constrained Streams
Abstract— Component-based applications require good middleware support. In particular, business logic should be separated from management code for guaranteeing nonfunctional prop...
Claude-Joachim Hamann, Steffen Zschaler
ETS
2006
IEEE
119views Hardware» more  ETS 2006»
15 years 11 months ago
On-Chip Test Generation Using Linear Subspaces
A central problem in built-in self test (BIST) is how to efficiently generate a small set of test vectors that detect all targeted faults. We propose a novel solution that uses l...
Ramashis Das, Igor L. Markov, John P. Hayes