Sciweavers

5570 search results - page 890 / 1114
» Applications of Fair Testing
Sort
View
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
15 years 9 months ago
Reducing pin and area overhead in fault-tolerant FPGA-based designs
This paper proposes a new high-level technique for designing fault tolerant systems in SRAM-based FPGAs, without modifications in the FPGA architecture. Traditionally, TMR has bee...
Fernanda Lima, Luigi Carro, Ricardo Augusto da Luz...
GECCO
2003
Springer
15 years 9 months ago
Pruning Neural Networks with Distribution Estimation Algorithms
Abstract. This paper describes the application of four evolutionary algorithms to the pruning of neural networks used in classification problems. Besides of a simple genetic algor...
Erick Cantú-Paz
190
Voted
ICIAP
2003
ACM
15 years 9 months ago
PCA vs low resolution images in face verification
Principal Components Analysis (PCA) has been one of the most applied methods for face verification using only 2D information, in fact, PCA is practically the method of choice for ...
Cristina Conde, Antonio Ruiz, Enrique Cabello
234
Voted
ASIAMS
2009
IEEE
15 years 9 months ago
Evolutionary-Reduced Ordered Binary Decision Diagram
—Reduced ordered binary decision diagram (ROBDD) is a memory-efficient data structure which is used in many applications such as synthesis, digital system, verification, testing ...
Hossein Moeinzadeh, Mehdi Mohammadi, Hossein Pazho...
153
Voted
DATE
2010
IEEE
155views Hardware» more  DATE 2010»
15 years 9 months ago
Scheduling and energy-distortion tradeoffs with operational refinement of image processing
— Ubiquitous image processing tasks (such as transform decompositions, filtering and motion estimation) do not currently provide graceful degradation when their clock-cycles budg...
Davide Anastasia, Yiannis Andreopoulos