Sciweavers

3256 search results - page 25 / 652
» Applications of Formal Methods to System Design and Verifica...
Sort
View
DSD
2005
IEEE
116views Hardware» more  DSD 2005»
15 years 3 months ago
Validation of Embedded Systems Using Formal Method Aided Simulation
This paper proposes a validation approach, based on simulation, which addresses problems related to both state space explosion of formal methods and low coverage of informal metho...
Daniel Karlsson, Petru Eles, Zebo Peng
MEMOCODE
2003
IEEE
15 years 2 months ago
MoDe: A Method for System-Level Architecture Evaluation
System-level design methodologies for embedded HW/SW systems face several challenges: In order to be susceptible to systematic formal analysis based on state-space exploration, a ...
Jan Romberg, Oscar Slotosch, Gabor Hahn
FORMATS
2004
Springer
15 years 1 months ago
Decomposing Verification of Timed I/O Automata
This paper presents assume-guarantee style substitutivity results for the recently published timed I/O automaton modeling framework. These results are useful for decomposing verifi...
Dilsun Kirli Kaynar, Nancy A. Lynch
71
Voted
ICCAD
2003
IEEE
111views Hardware» more  ICCAD 2003»
15 years 6 months ago
Formal Methods for Dynamic Power Management
Dynamic Power Management or DPM refers to the problem of judicious application of various low power techniques based on runtime conditions in an embedded system to minimize the to...
Rajesh K. Gupta, Sandy Irani, Sandeep K. Shukla
ENTCS
2010
111views more  ENTCS 2010»
14 years 7 months ago
Modular Verification of Interactive Systems with an Application to Biology
We propose an automata-based formalism for the description of biological systems that allows properties expressed in the universal fragment of CTL to be verified in a modular way....
Peter Drábik, Andrea Maggiolo-Schettini, Pa...