3256 search results - page 29 / 652 » Applications of Formal Methods to System Design and Verifica... |
106
click to vote
MEMOCODE
2003
IEEE
15 years 2 months ago
2003
IEEE
An executable computational logic can provide the desired bridge between formal system properties and formal methods to verify them on the one hand, and executable models of syste...
SPIN
2000
Springer
15 years 1 months ago
2000
Springer
We describe a tool, called AX, that can be used in combination with the model checker SPIN to efficiently verify logical properties of distributed software systems implemented in A...
IEE
2008
14 years 9 months ago
2008
1 2 3 In many real component-based systems and patterns of component interaction, there can be identified a stable part (like control component, server, instance handler) and a nu...
CODES
2008
IEEE
14 years 11 months ago
2008
IEEE
SystemC is widely used for modeling and simulation in hardware/software co-design. Due to the lack of a complete formal semantics, it is not possible to verify SystemC designs. In...
KBSE
2005
IEEE
15 years 3 months ago
2005
IEEE
We consider a formal framework for property verification of web applications using Spin model checker. Some of the web related properties concern all states of the model, while ot...