Sciweavers

3256 search results - page 38 / 652
» Applications of Formal Methods to System Design and Verifica...
Sort
View
DAC
1994
ACM
15 years 1 months ago
Error Diagnosis for Transistor-Level Verification
This paper describes a diagnosis technique for locating design errors in circuit implementations which do not match their functional specification. The method efficiently propagat...
Andreas Kuehlmann, David Ihsin Cheng, Arvind Srini...
ITSSA
2006
87views more  ITSSA 2006»
14 years 9 months ago
ForMAAD Method: An Experimental Design for Air Traffic Control
: This paper proposes a formal methodology for designing multi-agent systems based on stepwise refinements. The main contribution consists in providing a set of methodological prin...
Amira Regayeg, Slim Kallel, Ahmed Hadj Kacem, Moha...
ENTCS
2008
90views more  ENTCS 2008»
14 years 9 months ago
Formal Verification of Websites
In this paper, a model for websites is presented. The model is well-suited for the formal verification of dynamic as well as static properties of the system. A website is defined ...
Sonia Flores, Salvador Lucas, Alicia Villanueva
FM
1999
Springer
161views Formal Methods» more  FM 1999»
15 years 2 months ago
Combining Theorem Proving and Continuous Models in Synchronous Design
Support for system speci cation in terms of modelling and simulation environments has become a common practice in safety-critical applications. Also, a current trend is the automat...
Simin Nadjm-Tehrani, Ove Åkerlund
CAV
2009
Springer
176views Hardware» more  CAV 2009»
15 years 10 months ago
PAT: Towards Flexible Verification under Fairness
Recent development on distributed systems has shown that a variety of fairness constraints (some of which are only recently defined) play vital roles in designing self-stabilizing ...
Jun Sun 0001, Yang Liu 0003, Jin Song Dong, Jun Pa...