3256 search results - page 41 / 652 » Applications of Formal Methods to System Design and Verifica... |
101
click to vote
ISICT
2003
14 years 11 months ago
2003
: Formal verification provides a rigid and thorough means of evaluating the correctness of cryptographic protocols so that even subtle defects can be identified. As the application...
DAC
2008
ACM
15 years 10 months ago
2008
ACM
C++ based verification methodologies are now emerging as the preferred method for SOC design. However most of the verification involving the C++ models are simulation based. The c...
ICSE
2001
IEEE-ACM
15 years 2 months ago
2001
IEEE-ACM
The paper addresses the formal specification, design and implementation of the behavioral component of graphical user interfaces. The complex sequences of visual events and action...
FDL
2008
IEEE
14 years 11 months ago
2008
IEEE
In this paper, we propose the design methodology for communication channel templates from formal specification to RTL description. In this flow, design and verification start from...
VLSID
2001
IEEE
15 years 10 months ago
2001
IEEE
In this paper we describe a hardware design method for memory and register arrays that allows the application of formal equivalence checking for comparing a high-level register tr...