Sciweavers

3256 search results - page 84 / 652
» Applications of Formal Methods to System Design and Verifica...
Sort
View
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
15 years 4 months ago
Verifying UML/OCL models using Boolean satisfiability
Abstract--Nowadays, modeling languages like UML are essential in the design of complex software systems and also start to enter the domain of hardware and hardware/software codesig...
Mathias Soeken, Robert Wille, Mirco Kuhlmann, Mart...
TIFS
2010
143views more  TIFS 2010»
14 years 6 months ago
Face verification across age progression using discriminative methods
Face verification in the presence of age progression is an important problem that has not been widely addressed. In this paper, we study the problem by designing and evaluating dis...
Haibin Ling, Stefano Soatto, Narayanan Ramanathan,...
MEMOCODE
2003
IEEE
15 years 5 months ago
Bridging CSP and C++ with Selective Formalism and Executable Specifications
CSP (Communicating Sequential Processes) is a useful algebraic notation for creating a hierarchical behavioural specification for concurrent systems, due to its formal interproces...
William B. Gardner
CORR
2008
Springer
179views Education» more  CORR 2008»
14 years 12 months ago
Practical Automated Partial Verification of Multi-Paradigm Real-Time Models
This article introduces a fully automated verification technique that permits to analyze real-time systems described using a continuous notion of time and a mixture of operational...
Carlo A. Furia, Matteo Pradella, Matteo Rossi
SEFM
2005
IEEE
15 years 5 months ago
Formalising Control in Robust Spoken Dialogue Systems
The spoken language interface is now becoming an increasingly serious research topic with application to a wide range of highly engineered systems. Such systems not only include i...
Hui Shi, Robert J. Ross, John A. Bateman