Sciweavers

3256 search results - page 86 / 652
» Applications of Formal Methods to System Design and Verifica...
Sort
View
WMCSA
2009
IEEE
15 years 6 months ago
BALANCE: towards a usable pervasive wellness application with accurate activity inference
Technology offers the potential to objectively monitor people‘s eating and activity behaviors and encourage healthier lifestyles. BALANCE is a mobile phone-based system for long...
Tamara Denning, Adrienne H. Andrew, Rohit Chaudhri...
FMCAD
1998
Springer
15 years 4 months ago
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
We present a new approach to the verification of hardware systems with data dependencies using temporal logic symbolic model checking. As a benchmark we take Tomasulo's algori...
Sergey Berezin, Armin Biere, Edmund M. Clarke, Yun...
SEFM
2005
IEEE
15 years 5 months ago
From RT-LOTOS to Time Petri Nets New Foundations for a Verification Platform
The formal description technique RT-LOTOS has been selected as intermediate language to add formality to a real-time UML profile named TURTLE. For this sake, an RT-LOTOS verificat...
Tarek Sadani, Pierre de Saqui-Sannes, Jean-Pierre ...
AGTIVE
2007
Springer
15 years 3 months ago
Verification and Synthesis of OCL Constraints Via Topology Analysis
On the basis of a case-study, we demonstrate the usefulness of topology invariants for model-driven systems development. Considering a graph grammar semantics for a relevant fragme...
Jörg Bauer, Werner Damm, Tobe Toben, Bernd We...
FDL
2007
IEEE
15 years 6 months ago
Automatic High Level Assertion Generation and Synthesis for Embedded System Design
SystemVerilog encapsulates both design description and verification properties in one language and provides a unified environment for engineers who have the formidable challenge o...
Lun Li, Frank P. Coyle, Mitchell A. Thornton