Sciweavers

73 search results - page 7 / 15
» Approximate logic synthesis for error tolerant applications
Sort
View
90
Voted
CGF
2002
149views more  CGF 2002»
14 years 10 months ago
Using Perceptual Texture Masking for Efficient Image Synthesis
Texture mapping has become indispensable in image synthesis as an inexpensive source of rich visual detail. Less obvious, but just as useful, is its ability to mask image errors d...
Bruce Walter, Sumanta N. Pattanaik, Donald P. Gree...
84
Voted
EUROMICRO
2009
IEEE
15 years 2 months ago
Fault-Tolerant BPEL Workflow Execution via Cloud-Aware Recovery Policies
BPEL is the de facto standard for business process modeling in today's enterprises and is a promising candidate for the integration of business and scientific applications tha...
Ernst Juhnke, Tim Dörnemann, Bernd Freisleben
82
Voted
ICCAD
1994
IEEE
67views Hardware» more  ICCAD 1994»
15 years 2 months ago
The reproducing placement problem with applications
We study a new placement problem: the reproducing placement problem (RPP). In each phase a module (or gate) is decomposed into two (or more) simpler modules. The goal is nd a \go...
Wei-Liang Lin, Majid Sarrafzadeh, Chak-Kuen Wong
100
Voted
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
15 years 3 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...
FPGA
1992
ACM
176views FPGA» more  FPGA 1992»
15 years 2 months ago
Minimization of Permuted Reed-Muller Trees for Cellular Logic
The new family of Field Programmable Gate Arrays, CLI6000 from Concurrent Logic Inc realizes the truly Cellular Logic. It has been mainly designed for the realization of data path...
Li-Fei Wu, Marek A. Perkowski