Sciweavers

312 search results - page 42 / 63
» Architectural approaches to reduce leakage energy in caches
Sort
View
DAC
2001
ACM
16 years 22 days ago
Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors
Energy consumption has become an increasingly important consideration in designing many real-time embedded systems. Variable voltage processors, if used properly, can dramatically...
Gang Quan, Xiaobo Hu
ICCD
2008
IEEE
111views Hardware» more  ICCD 2008»
15 years 8 months ago
Power switch characterization for fine-grained dynamic voltage scaling
—Dynamic voltage scaling (DVS) provides power savings for systems with varying performance requirements. One low overhead implementation of DVS uses PMOS power switches to connec...
Liang Di, Mateja Putic, John Lach, Benton H. Calho...
PATMOS
2007
Springer
15 years 5 months ago
Optimization for Real-Time Systems with Non-convex Power Versus Speed Models
Abstract. Until now, the great majority of research in low-power systems has assumed a convex power model. However, recently, due to the confluence of emerging technological and ar...
Ani Nahapetian, Foad Dabiri, Miodrag Potkonjak, Ma...
109
Voted
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
15 years 5 months ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
HPCA
2005
IEEE
16 years 4 days ago
Tapping ZettaRAMTM for Low-Power Memory Systems
ZettaRAMTM is a new memory technology under development by ZettaCoreTM as a potential replacement for conventional DRAM. The key innovation is replacing the conventional capacitor...
Ravi K. Venkatesan, Ahmed S. Al-Zawawi, Eric Roten...