Sciweavers

312 search results - page 51 / 63
» Architectural approaches to reduce leakage energy in caches
Sort
View
TNC
2004
116views Education» more  TNC 2004»
15 years 1 months ago
Class of Service Concepts in Autonomous Systems
The bandwidth broker architectures introduced to manage diffserv still have scalability flaws in the mean of large volumes of end-to-end tunnels and workload they have to handle. ...
Jean-Alexander Müller, Sven Hessler, Klaus Ir...
DATE
2009
IEEE
150views Hardware» more  DATE 2009»
15 years 6 months ago
A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs
—Interconnect structures significantly contribute to the delay, power consumption, and silicon area of modern reconfigurable architectures. The demand for higher clock frequencie...
Kostas Siozios, Vasilis F. Pavlidis, Dimitrios Sou...
TVLSI
2010
14 years 6 months ago
Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage
It has been recently demonstrated that digital signal processing systems may possibly leverage unconventional voltage overscaling (VOS) to reduce energy consumption while maintaini...
Yang Liu, Tong Zhang, Keshab K. Parhi
ASPDAC
2001
ACM
100views Hardware» more  ASPDAC 2001»
15 years 3 months ago
Low power implementation of a turbo-decoder on programmable architectures
Low Power is an extremely important issue for future mobile radio systems. Channel decoders are essential building blocks of base-band signal processing units in mobile terminal ar...
Frank Gilbert, Alexander Worm, Norbert Wehn
CF
2005
ACM
15 years 1 months ago
A case for a working-set-based memory hierarchy
Modern microprocessor designs continue to obtain impressive performance gains through increasing clock rates and advances in the parallelism obtained via micro-architecture design...
Steve Carr, Soner Önder