312 search results - page 7 / 63 » Architectural approaches to reduce leakage energy in caches |
127
click to vote
DAC
2012
ACM
13 years 2 months ago
2012
ACM
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
DELTA
2008
IEEE
15 years 6 months ago
2008
IEEE
In the design of embedded systems, especially batterypowered systems, it is important to reduce energy consumption. Cache are now used not only in general-purpose processors but a...
DAC
2004
ACM
15 years 3 months ago
2004
ACM
The high leakage current in nano-meter regimes is becoming a significant portion of power dissipation in CMOS circuits as threshold voltage, channel length, and gate oxide thickne...
DATE
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract— The optimal size of a large on-chip cache can be different for different programs: at some point, the reduction of cache misses achieved when increasing cache size hits...
ICCD
2002
IEEE
15 years 8 months ago
2002
IEEE
With technology advancing toward deep submicron, leakage energy is of increasing concern, especially for large onchip array structures such as caches and branch predictors. Recent...