Sciweavers

271 search results - page 34 / 55
» Architectural dependability evaluation with Arcade
Sort
View
MICRO
2007
IEEE
167views Hardware» more  MICRO 2007»
15 years 4 months ago
Informed Microarchitecture Design Space Exploration Using Workload Dynamics
Program runtime characteristics exhibit significant variation. As microprocessor architectures become more complex, their efficiency depends on the capability of adapting with wor...
Chang-Burm Cho, Wangyuan Zhang, Tao Li
HPCA
2005
IEEE
15 years 10 months ago
Checkpointed Early Load Retirement
Long-latency loads are critical in today's processors due to the ever-increasing speed gap with memory. Not only do these loads block the execution of dependent instructions,...
Nevin Kirman, Meyrem Kirman, Mainak Chaudhuri, Jos...
HPCA
2003
IEEE
15 years 10 months ago
Mini-Threads: Increasing TLP on Small-Scale SMT Processors
Several manufacturers have recently announced the first simultaneous-multithreaded processors, both as single CPUs and as components of multi-CPU chips. All are small scale, compr...
Joshua Redstone, Susan J. Eggers, Henry M. Levy
ICWS
2009
IEEE
15 years 7 months ago
Distributed Cross-Domain Change Management
Distributed systems increasingly span organizational boundaries and, with this, system and service management domains. Web services are the primary means of exposing services to c...
Bruno Wassermann, Heiko Ludwig, Jim Laredo, Kamal ...
ICCD
2003
IEEE
111views Hardware» more  ICCD 2003»
15 years 6 months ago
Routed Inter-ALU Networks for ILP Scalability and Performance
Modern processors rely heavily on broadcast networks to bypass instruction results to dependent instructions in the pipeline. However, as clock rates increase, architectures get w...
Karthikeyan Sankaralingam, Vincent Ajay Singh, Ste...