Sciweavers

268 search results - page 54 / 54
» Architectural descriptions for FPGA circuits
Sort
View
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
15 years 10 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
15 years 6 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi
SAC
2008
ACM
15 years 27 days ago
A hybrid software-based self-testing methodology for embedded processor
Software-based self-test (SBST) is emerging as a promising technology for enabling at-speed testing of high-speed embedded processors testing in an SoC system. For SBST, test rout...
Tai-Hua Lu, Chung-Ho Chen, Kuen-Jong Lee