Sciweavers

75 search results - page 13 / 15
» Architecture and Hardware for Scheduling Gigabit Packet Stre...
Sort
View
ICNP
2006
IEEE
14 years 9 days ago
High Speed Pattern Matching for Network IDS/IPS
— The phenomenal growth of the Internet in the last decade and society’s increasing dependence on it has brought along, a flood of security attacks on the networking and compu...
Mansoor Alicherry, Muthusrinivasan Muthuprasanna, ...
CLUSTER
2004
IEEE
13 years 10 months ago
An efficient end-host architecture for cluster communication
Cluster computing environments built from commodity hardware have provided a cost-effective solution for many scientific and high-performance applications. Likewise, middleware te...
Xin Qi, Gabriel Parmer, Richard West
RTSS
2006
IEEE
14 years 8 days ago
Voice over Sensor Networks
Wireless sensor networks have traditionally focused on low duty-cycle applications where sensor data are reported periodically in the order of seconds or even longer. This is due ...
Rahul Mangharam, Anthony Rowe, Raj Rajkumar, Ryohe...
HOTI
2002
IEEE
13 years 11 months ago
Stable Round-Robin Scheduling Algorithms for High-Performance Input Queued Switches
High-performance input-queued switches require highspeed scheduling algorithms while maintaining good performance. Various round-robin scheduling algorithms for Virtual Output Que...
Jing Liu, Chun Kit Hung, Mounir Hamdi, Chi-Ying Ts...
SIGMETRICS
2010
ACM
213views Hardware» more  SIGMETRICS 2010»
13 years 11 months ago
Small subset queries and bloom filters using ternary associative memories, with applications
Associative memories offer high levels of parallelism in matching a query against stored entries. We design and analyze an architecture which uses a single lookup into a Ternary C...
Ashish Goel, Pankaj Gupta