Sciweavers

592 search results - page 62 / 119
» Architecture and Implementation of an Embedded Wormhole
Sort
View
MEMOCODE
2008
IEEE
15 years 6 months ago
Virtual prototyping AADL architectures in a polychronous model of computation
While synchrony and asynchrony are two distinct concepts of concurrency theory, effective and formally defined embedded system design methodologies usually mix the best from both...
Ma Yue, Jean-Pierre Talpin, Thierry Gautier
ARC
2007
Springer
150views Hardware» more  ARC 2007»
15 years 3 months ago
MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture
The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer high instruction-level parallelism (ILP)...
Kehuai Wu, Andreas Kanstein, Jan Madsen, Mladen Be...
ERSA
2003
126views Hardware» more  ERSA 2003»
15 years 1 months ago
Co-Simulation of a Hybrid Multi-Context Architecture
Abstract— Reconfigurable computing architectures aim to dynamically adapt their hardware to the application at hand. As research shows, the time it takes to reconfigure the har...
Rolf Enzler, Christian Plessl, Marco Platzner
ISQED
2009
IEEE
328views Hardware» more  ISQED 2009»
15 years 6 months ago
VLSI architectures of perceptual based video watermarking for real-time copyright protection
For effective digital rights management (DRM) of multimedia in the framework of embedded systems, both watermarking and cryptography are necessary. In this paper, we present a wat...
Saraju P. Mohanty, Elias Kougianos, Wei Cai, Manis...
ICCD
2007
IEEE
205views Hardware» more  ICCD 2007»
15 years 8 months ago
Hardware libraries: An architecture for economic acceleration in soft multi-core environments
In single processor architectures, computationallyintensive functions are typically accelerated using hardware accelerators, which exploit the concurrency in the function code to ...
David Meisner, Sherief Reda