Sciweavers

482 search results - page 48 / 97
» Architecture-level performance evaluation of component-based...
Sort
View
SAMOS
2007
Springer
15 years 3 months ago
A Simulation-Based Methodology for Evaluating the DPA-Resistance of Cryptographic Functional Units with Application to CMOS and
Abstract— This paper explores the resistance of MOS Current Mode Logic (MCML) against Differential Power Analysis (DPA) attacks. Circuits implemented in MCML, in fact, have uniqu...
Francesco Regazzoni, Stéphane Badel, Thomas...
EDCC
2006
Springer
15 years 1 months ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...
SIMUTOOLS
2008
14 years 11 months ago
Simulating SMEPP middleware
Embedded Peer-to-Peer Systems (EP2P) represent a new challenge in the development of software for distributed systems. The main objective of the SMEPP (Secure Middleware for Embed...
Javier Barbarán, Carlos Bonilla, Jose &Aacu...
MOBIQUITOUS
2005
IEEE
15 years 3 months ago
Wireless Sensor Networks for Health Monitoring
We propose a platform for health monitoring using wireless sensor networks. Our platform is a new architecture called CustoMed that will reduce the customization and reconfigurat...
Roozbeh Jafari, Andre Encarnacao, Azad Zahoory, Fo...
DATE
2008
IEEE
114views Hardware» more  DATE 2008»
15 years 4 months ago
Operating System Controlled Processor-Memory Bus Encryption
—Unencrypted data appearing on the processor– memory bus can result in security violations, e.g., allowing attackers to gather keys to financial accounts and personal data. Al...
Xi Chen, Robert P. Dick, Alok N. Choudhary