Sciweavers

482 search results - page 61 / 97
» Architecture-level performance evaluation of component-based...
Sort
View
WORDS
2002
IEEE
15 years 2 months ago
Service Differentiation of Communication-bound Processes in a Real-Time Operating System
The majority of today’s Internet-based services are generally not concerned about the level of Quality of Service (QoS) presented to their users. For many such services, however...
Domenico Cotroneo, Massimo Ficco, Mauro Gargiulo, ...
DATE
2008
IEEE
117views Hardware» more  DATE 2008»
15 years 4 months ago
Architecture Exploration of NAND Flash-based Multimedia Card
In this paper, we present an architecture exploration methodology for low-end embedded systems where the reduction of cost is a primary design concern. The architecture exploratio...
Sungchan Kim, Chanik Park, Soonhoi Ha
DAC
2004
ACM
15 years 10 months ago
High level cache simulation for heterogeneous multiprocessors
As multiprocessor systems-on-chip become a reality, performance modeling becomes a challenge. To quickly evaluate many architectures, some type of high-level simulation is require...
Joshua J. Pieper, Alain Mellan, JoAnn M. Paul, Don...
RSP
2003
IEEE
132views Control Systems» more  RSP 2003»
15 years 3 months ago
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
ECRTS
2010
IEEE
14 years 10 months ago
Deadline Assignment and Tardiness Control for Real-Time Data Services
It is challenging to support the timeliness of realtime data service requests in data-intensive real-time applications such as online auction or stock trading, while maintaining t...
Yan Zhou, Kyoung-Don Kang