482 search results - page 6 / 97 » Architecture-level performance evaluation of component-based... |
IJES
2008
14 years 9 months ago
2008
In this article, we present an overview of the Artemis workbench, which provides modelling and simulation methods and tools for efficient performance evaluation and exploration of ...
IJIT
2004
14 years 11 months ago
2004
Developers need to evaluate software's performance to make software efficient. This paper suggests a performance evaluation system for embedded software. The suggested system ...
128
click to vote
CASES
2007
ACM
15 years 1 months ago
2007
ACM
Recently dual-port SDRAM (DPSDRAM) architecture tailored for dual-processor based mobile embedded systems has been announced where a single memory chip plays the role of the local...
ISCAS
2003
IEEE
15 years 2 months ago
2003
IEEE
Conventional ASIC designs are hard to be customized. Therefore DSP core-based ASIC design has potentially large payoff. This approach not only supports improved performance but al...
104
click to vote
SIGCOMM
2012
ACM
13 years 2 days ago
2012
ACM
As live streaming networks grow in scale and complexity, they are becoming increasingly difficult to evaluate. Existing evaluation methods including lab/testbed testing, simulati...