Sciweavers

482 search results - page 78 / 97
» Architecture-level performance evaluation of component-based...
Sort
View
CODES
2007
IEEE
15 years 4 months ago
Event-based re-training of statistical contention models for heterogeneous multiprocessors
Embedded single-chip heterogeneous multiprocessor (SCHM) systems experience frequent system events such as task preemption, power-saving voltage/frequency scaling, or arrival of n...
Alex Bobrek, JoAnn M. Paul, Donald E. Thomas
RTSS
2008
IEEE
15 years 4 months ago
WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches
With the advent of increasingly complex hardware in realtime embedded systems (processors with performance enhancing features such as pipelines, cache hierarchy, multiple cores), ...
Damien Hardy, Isabelle Puaut
MM
2005
ACM
167views Multimedia» more  MM 2005»
15 years 3 months ago
SensEye: a multi-tier camera sensor network
This paper argues that a camera sensor network containing heterogeneous elements provides numerous benefits over traditional homogeneous sensor networks. We present the design an...
Purushottam Kulkarni, Deepak Ganesan, Prashant J. ...
MOBISYS
2010
ACM
14 years 12 months ago
Improving energy efficiency of location sensing on smartphones
Location-based applications have become increasingly popular on smartphones over the past years. The active use of these applications can however cause device battery drain owing ...
Zhenyun Zhuang, Kyu-Han Kim, Jatinder Pal Singh
CASES
2010
ACM
14 years 7 months ago
Fine-grain dynamic instruction placement for L0 scratch-pad memory
We present a fine-grain dynamic instruction placement algorithm for small L0 scratch-pad memories (spms), whose unit of transfer can be an individual instruction. Our algorithm ca...
JongSoo Park, James D. Balfour, William J. Dally