Sciweavers

482 search results - page 87 / 97
» Architecture-level performance evaluation of component-based...
Sort
View
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
15 years 3 months ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
110
Voted
DAC
2008
ACM
14 years 11 months ago
IntellBatt: towards smarter battery design
Battery lifetime and safety are primary concerns in the design of battery operated systems. Lifetime management is typically supervised by the system via battery-aware task schedu...
Suman Kalyan Mandal, Praveen Bhojwani, Saraju P. M...
DAC
2005
ACM
15 years 10 months ago
Locality-conscious workload assignment for array-based computations in MPSOC architectures
While the past research discussed several advantages of multiprocessor-system-on-a-chip (MPSOC) architectures from both area utilization and design verification perspectives over ...
Feihui Li, Mahmut T. Kandemir
IMC
2009
ACM
15 years 4 months ago
Sampling biases in network path measurements and what to do about it
We show that currently prevalent practices for network path measurements can produce inaccurate inferences because of sampling biases. The inferred mean path latency can be more t...
Srikanth Kandula, Ratul Mahajan
SP
2006
IEEE
121views Security Privacy» more  SP 2006»
15 years 3 months ago
On the Secrecy of Timing-Based Active Watermarking Trace-Back Techniques
Timing-based active watermarking schemes are developed to trace back attackers through stepping stone connections or anonymizing networks. By slightly changing packet timing, thes...
Pai Peng, Peng Ning, Douglas S. Reeves