Sciweavers

23436 search results - page 111 / 4688
» Architecture
Sort
View
DATE
2006
IEEE
134views Hardware» more  DATE 2006»
16 years 9 days ago
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory a...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
SAC
2006
ACM
16 years 6 days ago
A concurrent reactive Esterel processor based on multi-threading
Esterel is a concurrent synchronous language for developing reactive systems. As an alternative to the classical software and hardware synthesis paths, the reactive processing app...
Xin Li, Reinhard von Hanxleden
SAC
2005
ACM
15 years 11 months ago
A strategy for selecting multiple components
This paper presents a systematic method for simultaneously defining a software architecture and selecting off-the-shelf components for reuse. The method builds upon existing tec...
Ed Mancebo, Anneliese Amschler Andrews
158
Voted
SISW
2003
IEEE
15 years 11 months ago
Implementation of a Storage Mechanism for Untrusted DBMSs
Several architectures have been recently proposed that store relational data in encrypted form on untrusted relational databases. Such architectures permit the creation of novel I...
Ernesto Damiani, Sabrina De Capitani di Vimercati,...
ICSR
2009
Springer
15 years 10 months ago
Consistency Checking for Component Reuse in Open Systems
Large scale Open Systems are built from reusable components in such a way that enhanced system functionality can be deployed, quickly and effectively, simply by plugging in a few n...
Peter Henderson, Matthew J. Henderson