4287 search results - page 668 / 858 » Assessing Architectural Complexity |
135
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
Aim of this paper is to propose a methodology for the definition of an instruction-level energy estimation framework for VLIW (Very Long Instruction Word) processors. The power mo...
122
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
Many real-time embedded systems involve a collection of independently executing event-driven code blocks, having hard real-time constraints. Tasks in many such systems, like netwo...
152
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
The ability to compute the parasitic inductance of the interconnect is critical to the timing verification of modern VLSI circuits. A challenging aspect of inductance extraction i...
140
click to vote
DAC
2002
ACM
16 years 6 months ago
2002
ACM
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attac...
147
click to vote
DAC
2003
ACM
16 years 6 months ago
2003
ACM
The use of Support Vector Machines (SVMs) to represent the performance space of analog circuits is explored. In abstract terms, an analog circuit maps a set of input design parame...