Sciweavers

914 search results - page 107 / 183
» Assessing the performance limits of parallelized near-thresh...
Sort
View
73
Voted
CHES
1999
Springer
104views Cryptology» more  CHES 1999»
15 years 4 months ago
A Scalable Architecture for Montgomery Multiplication
Abstract. This paper describes the methodology and design of a scalable Montgomery multiplication module. There is no limitation on the maximum number of bits manipulated by the mu...
Alexandre F. Tenca, Çetin Kaya Koç
96
Voted
HPCA
2004
IEEE
16 years 28 days ago
Exploring Wakeup-Free Instruction Scheduling
Design of wakeup-free issue queues is becoming desirable due to the increasing complexity associated with broadcast-based instruction wakeup. The effectiveness of most wakeup-free...
Jie S. Hu, Narayanan Vijaykrishnan, Mary Jane Irwi...
95
Voted
ICPP
1999
IEEE
15 years 4 months ago
Access Descriptor Based Locality Analysis for Distributed-Shared Memory Multiprocessors
Most of today's multiprocessors have a DistributedShared Memory (DSM) organization, which enables scalability while retaining the convenience of the shared-memory programming...
Angeles G. Navarro, Rafael Asenjo, Emilio L. Zapat...
84
Voted
DCOSS
2009
Springer
15 years 7 months ago
LazySync: A New Synchronization Scheme for Distributed Simulation of Sensor Networks
To meet the demands for high simulation fidelity and speed, parallel and distributed simulation techniques are widely used in building wireless sensor network simulators. However,...
Zhong-Yi Jin, Rajesh Gupta
EUROPAR
2005
Springer
15 years 6 months ago
Improving Instruction Delivery with a Block-Aware ISA
Instruction delivery is a critical component for wide-issue processors since its bandwidth and accuracy place an upper limit on performance. The processor front-end accuracy and ba...
Ahmad Zmily, Earl Killian, Christos Kozyrakis