Sciweavers

914 search results - page 120 / 183
» Assessing the performance limits of parallelized near-thresh...
Sort
View
HPCA
2003
IEEE
16 years 27 days ago
Dynamic Data Dependence Tracking and its Application to Branch Prediction
To continue to improve processor performance, microarchitects seek to increase the effective instruction level parallelism (ILP) that can be exploited in applications. A fundament...
Lei Chen, Steve Dropsho, David H. Albonesi
IPPS
2006
IEEE
15 years 6 months ago
An optimal architecture for a DDC
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
Tjerk Bijlsma, Pascal T. Wolkotte, Gerard J. M. Sm...
105
Voted
ICPP
2003
IEEE
15 years 5 months ago
Exploiting Client Caches: An Approach to Building Large Web Caches
New demands brought by the continuing growth of the Internet will be met in part by more effective and comprehensive use of caching. This paper proposes to exploit client browser ...
Yingwu Zhu, Yiming Hu
105
Voted
ICPADS
2002
IEEE
15 years 5 months ago
The Impact of RTS Threshold on IEEE 802.11 MAC Protocol
Wireless technologies and applications received great attention in recent years. The medium access control (MAC) protocol is the main element that determines the efficiency in sha...
Shiann-Tsong Sheu, Tobias Chen, Jenhui Chen, Fun Y...
95
Voted
IPPS
2000
IEEE
15 years 4 months ago
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler
As the speed gap between CPU and memory widens, memory hierarchy has become the primary factor limiting program performance. Until now, the principal focus of hardware and softwar...
Chen Ding, Ken Kennedy