914 search results - page 154 / 183 » Assessing the performance limits of parallelized near-thresh... |
105
click to vote
SPAA
2003
ACM
15 years 5 months ago
2003
ACM
An ad hoc network is a collection of wireless mobile hosts forming a temporary network without the aid of any fixed infrastructure. Indeed, an important task of an ad hoc network...
IEEEPACT
2009
IEEE
15 years 7 months ago
2009
IEEE
Abstract—As programmers are asked to manage more complicated parallel machines, it is likely that they will become increasingly dependent on tools such as multi-threaded data rac...
IEEEPACT
2006
IEEE
15 years 6 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
79
Voted
EUROSYS
2010
ACM
15 years 9 months ago
2010
ACM
Symmetric-ISA (instruction set architecture) asymmetricperformance multicore processors were shown to deliver higher performance per watt and area for codes with diverse architect...
90
Voted
IEEEPACT
2003
IEEE
15 years 5 months ago
2003
IEEE
This paper discusses a register bank assignment problem for a popular network processor--Intel's IXP. Due to limited data paths, the network processor has a restriction that ...