914 search results - page 176 / 183 » Assessing the performance limits of parallelized near-thresh... |
102
click to vote
IEEEPACT
2009
IEEE
14 years 7 months ago
2009
IEEE
Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming mode...
TSE
2012
12 years 12 months ago
2012
— As firms increasingly rely on information systems to perform critical functions the consequences of software defects can be catastrophic. Although the software engineering lite...
SPIN
2007
Springer
15 years 3 months ago
2007
Springer
Abstract. Computational resources are increasing rapidly with the explosion of multi-core processors readily available from major vendors. Model checking needs to harness these res...
HPCA
2009
IEEE
15 years 10 months ago
2009
IEEE
In a Chip Multi-Processor (CMP) with private caches, the last level cache is statically partitioned between all the cores. This prevents such CMPs from sharing cache capacity in r...
HPCA
2005
IEEE
15 years 10 months ago
2005
IEEE
The use of large instruction windows coupled with aggressive out-oforder and prefetching capabilities has provided significant improvements in processor performance. In this paper...